

# DATA SHEET

## **74AHC74; 74AHCT74**

**Dual D-type flip-flop with set and reset; positive-edge trigger**

Product specification  
Supersedes data of 1999 Aug 05  
File under Integrated Circuits, IC06

1999 Sep 23

## Dual D-type flip-flop with set and reset; positive-edge trigger

## 74AHC74; 74AHCT74

### FEATURES

- ESD protection:  
HBM EIA/JESD22-A114-A  
exceeds 2000 V  
MM EIA/JESD22-A115-A  
exceeds 200 V
- Balanced propagation delays
- Inputs accepts voltages higher than  $V_{CC}$
- For AHC only:  
operates with CMOS input levels
- For AHCT only:  
operates with TTL input levels
- Output capability: standard
- $I_{CC}$  category: flip-flops
- Specified from  
-40 to +85 and +125 °C.

### DESCRIPTION

The 74AHC/AHCT74 are high-speed Si-gate CMOS devices and are pin compatible with low power Schottky TTL (LSTTL). They are specified in compliance with JEDEC standard No. 7A.

The 74AHC/AHCT74 dual positive-edge triggered, D-type flip-flops with individual data (D) inputs, clock (CP) inputs, set ( $\overline{S}_D$ ) and reset ( $\overline{R}_D$ ) inputs; also complementary Q and  $\overline{Q}$  outputs.

The set and reset are asynchronous active LOW inputs and operate independently of the clock input. Information on the data input is transferred to the Q output on the LOW-to-HIGH transition of the clock pulse. The D inputs must be stable one set-up time prior to the LOW-to-HIGH clock transition for predictable operation.

Schmitt-trigger action in the clock input makes the circuit highly tolerant to slower clock rise and fall times.

### QUICK REFERENCE DATA

GND = 0 V;  $T_{amb} = 25\text{ °C}$ ;  $t_r = t_f \leq 3.0\text{ ns}$ .

SYMBOL	PARAMETER	CONDITIONS	TYPICAL		UNIT
			AHC	AHCT	
$t_{PHL}/t_{PLH}$	propagation delay nCP to nQ, n $\overline{Q}$	$C_L = 15\text{ pF}$ ; $V_{CC} = 5\text{ V}$	3.7	3.3	ns
	n $\overline{S}_D$ , n $\overline{R}_D$ to nQ, n $\overline{Q}$		3.7	3.7	ns
$f_{max}$	max. clock frequency		130	100	MHz
$C_I$	input capacitance	$V_I = V_{CC}$ or GND	4.0	4.0	pF
$C_{PD}$	power dissipation capacitance	$C_L = 50\text{ pF}$ ; $f = 1\text{ MHz}$ ; notes 1 and 2	12	16	pF

### Notes

1.  $C_{PD}$  is used to determine the dynamic power dissipation ( $P_D$  in  $\mu\text{W}$ ).  
 $P_D = C_{PD} \times V_{CC}^2 \times f_i + \sum (C_L \times V_{CC}^2 \times f_o)$  where:  
 $f_i$  = input frequency in MHz;  $f_o$  = output frequency in MHz;  
 $\sum (C_L \times V_{CC}^2 \times f_o)$  = sum of outputs;  
 $C_L$  = output load capacitance in pF;  
 $V_{CC}$  = supply voltage in Volts.
2. The condition is  $V_I = \text{GND to } V_{CC}$ .

### FUNCTION TABLES

**Table 1** See note 1

INPUT				OUTPUT	
n $\overline{S}_D$	n $\overline{R}_D$	nCP	nD	nQ	n $\overline{Q}$
L	H	X	X	H	L
H	L	X	X	L	H
L	L	X	X	H	H

**Table 2** See note 1

INPUT				OUTPUT	
n $\overline{S}_D$	n $\overline{R}_D$	nCP	nD	nQ <sub>n+1</sub>	n $\overline{Q}$ <sub>n+1</sub>
H	H	↑	L	L	H
H	H	↑	H	H	L

### Note to Tables 1 and 2

1. H = HIGH voltage level;  
L = LOW voltage level;  
X = don't care;  
↑ = LOW-to-HIGH CP transition;  
Q<sub>n+1</sub> = state after the next LOW-to-HIGH CP transition.

# Dual D-type flip-flop with set and reset; positive-edge trigger



74AHC74; 74AHCT74

## ORDERING INFORMATION

OUTSIDE NORTH AMERICA	NORTH AMERICA	PACKAGE				
		TEMPERATURE RANGE	PINS	PACKAGE	MATERIAL	CODE
74AHC74D	74AHC74D	-40 to +85 °C	14	SO	plastic	SOT108-1
74AHC74PW	74AHC74PW DH		14	TSSOP	plastic	SOT402-1
74AHCT74D	74AHCT74D		14	SO	plastic	SOT108-1
74AHCT74PW	74AHCT74PW DH		14	TSSOP	plastic	SOT402-1




## PINNING

PIN	SYMBOL	DESCRIPTION
1 and 13	$1\bar{R}_D$ and $2\bar{R}_D$	asynchronous reset-direct input (active LOW)
2 and 12	1D and 2D	data inputs
3 and 11	1CP and 2CP	clock input (LOW-to-HIGH, edge-triggered)
4 and 10	$1\bar{S}_D$ and $2\bar{S}_D$	asynchronous set-direct input (active LOW)
5 and 9	1Q and 2Q	true flip-flop outputs
6 and 8	$1\bar{Q}$ and $2\bar{Q}$	complement flip-flop outputs
7	GND	ground (0 V)
14	$V_{CC}$	DC supply voltage



Dual D-type flip-flop with set and reset;  
positive-edge trigger

74AHC74; 74AHCT74



Dual D-type flip-flop with set and reset;  
positive-edge trigger

74AHC74; 74AHCT74

## RECOMMENDED OPERATING CONDITIONS

SYMBOL	PARAMETER	CONDITIONS	74AHC			74AHCT			UNIT
			MIN.	TYP.	MAX.	MIN.	TYP.	MAX.	
$V_{CC}$	DC supply voltage		2.0	5.0	5.5	4.5	5.0	5.5	V
$V_I$	input voltage		0	–	5.5	0	–	5.5	V
$V_O$	output voltage		0	–	$V_{CC}$	0	–	$V_{CC}$	V
$T_{amb}$	operating ambient temperature	see DC and AC characteristics per device	–40	+25	+85	–40	+25	+85	°C
			–40	+25	+125	–40	+25	+125	°C
$t_r, t_f (\Delta t/\Delta f)$	input rise and fall rates	$V_{CC} = 3.3 V \pm 0.3 V$	–	–	100	–	–	–	ns/V
		$V_{CC} = 5 V \pm 0.5 V$	–	–	20	–	–	20	

## LIMITING VALUES

In accordance with the Absolute Maximum Rating System (IEC 134); voltages are referenced to GND (ground = 0 V).

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
$V_{CC}$	DC supply voltage		–0.5	+7.0	V
$V_I$	input voltage		–0.5	+7.0	V
$I_{IK}$	DC input diode current	$V_I < -0.5 V$ ; note 1	–	–20	mA
$I_{OK}$	DC output diode current	$V_O < -0.5 V$ or $V_O > V_{CC} + 0.5 V$ ; note 1	–	$\pm 20$	mA
$I_O$	DC output source or sink current	$-0.5 V < V_O < V_{CC} + 0.5 V$	–	$\pm 25$	mA
$I_{CC}$	DC $V_{CC}$ or GND current		–	$\pm 75$	mA
$T_{stg}$	storage temperature		–65	+150	°C
$P_D$	power dissipation per package	for temperature range: –40 to +85 °C; note 2	–	500	mW

## Notes

1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.
2. For SO packages: above 70 °C the value of  $P_D$  derates linearly with 8 mW/K.  
For TSSOP packages: above 60 °C the value of  $P_D$  derates linearly with 5.5 mW/K.

Dual D-type flip-flop with set and reset;  
positive-edge trigger

74AHC74; 74AHCT74

## DC CHARACTERISTICS

## 74AHC family

Over recommended operating conditions; voltage are referenced to GND (ground = 0 V).

SYMBOL	PARAMETER	TEST CONDITIONS		$T_{amb}$ (°C)						UNIT	
		OTHER	$V_{CC}$ (V)	25			-40 to +85		-40 to +125		
				MIN.	TYP.	MAX.	MIN.	MAX.	MIN.		MAX.
$V_{IH}$	HIGH-level input voltage		2.0	1.5	–	–	1.5	–	1.5	–	V
			3.0	2.1	–	–	2.1	–	2.1	–	
			5.5	3.85	–	–	3.85	–	3.85	–	
$V_{IL}$	LOW-level input voltage		2.0	–	–	0.5	–	0.5	–	0.5	V
			3.0	–	–	0.9	–	0.9	–	0.9	
			5.5	–	–	1.65	–	1.65	–	1.65	
$V_{OH}$	HIGH-level output voltage; all outputs	$V_I = V_{IH}$ or $V_{IL}$ ; $I_O = -50 \mu A$	2.0	1.9	2.0	–	1.9	–	1.9	–	V
			3.0	2.9	3.0	–	2.9	–	2.9	–	
			4.5	4.4	4.5	–	4.4	–	4.4	–	
$V_{OH}$	HIGH-level output voltage	$V_I = V_{IH}$ or $V_{IL}$ ; $I_O = -4.0 \text{ mA}$	3.0	2.58	–	–	2.48	–	2.40	–	V
			4.5	3.94	–	–	3.8	–	3.70	–	
$V_{OL}$	LOW-level output voltage; all outputs	$V_I = V_{IH}$ or $V_{IL}$ ; $I_O = 50 \mu A$	2.0	–	0	0.1	–	0.1	–	0.1	V
			3.0	–	0	0.1	–	0.1	–	0.1	
			4.5	–	0	0.1	–	0.1	–	0.1	
$V_{OL}$	LOW-level output voltage	$V_I = V_{IH}$ or $V_{IL}$ ; $I_O = 4 \text{ mA}$	3.0	–	–	0.36	–	0.44	–	0.55	V
			4.5	–	–	0.36	–	0.44	–	0.55	
$I_I$	input leakage current	$V_I = V_{CC}$ or GND	5.5	–	–	0.1	–	1.0	–	2.0	$\mu A$
$I_{OZ}$	3-state output OFF current	$V_I = V_{IH}$ or $V_{IL}$ ; $V_O = V_{CC}$ or GND	5.5	–	–	$\pm 0.25$	–	$\pm 2.5$	–	$\pm 10.0$	$\mu A$
$I_{CC}$	quiescent supply current	$V_I = V_{CC}$ or GND; $I_O = 0$	5.5	–	–	2.0	–	20	–	40	$\mu A$
$C_I$	input capacitance		–	–	3	10	–	10	–	10	pF

Dual D-type flip-flop with set and reset;  
positive-edge trigger

74AHC74; 74AHCT74

## 74AHCT family

Over recommended operating conditions; voltage are referenced to GND (ground = 0 V).

SYMBOL	PARAMETER	TEST CONDITIONS		T <sub>amb</sub> (°C)						UNIT	
		OTHER	V <sub>CC</sub> (V)	25			-40 to +85		-40 to +125		
				MIN.	TYP.	MAX.	MIN.	MAX.	MIN.		MAX.
V <sub>IH</sub>	HIGH-level input voltage		4.5 to 5.5	2.0	–	–	2.0	–	2.0	–	V
V <sub>IL</sub>	LOW-level input voltage		4.5 to 5.5	–	–	0.8	–	0.8	–	0.8	V
V <sub>OH</sub>	HIGH-level output voltage; all outputs	V <sub>I</sub> = V <sub>IH</sub> or V <sub>IL</sub> ; I <sub>O</sub> = -50 µA	4.5	4.4	4.5	–	4.4	–	4.4	–	V
	HIGH-level output voltage	V <sub>I</sub> = V <sub>IH</sub> or V <sub>IL</sub> ; I <sub>O</sub> = -8.0 mA	4.5	3.94	–	–	3.8	–	3.70	–	V
V <sub>OL</sub>	LOW-level output voltage; all outputs	V <sub>I</sub> = V <sub>IH</sub> or V <sub>IL</sub> ; I <sub>O</sub> = 50 µA	4.5	–	0	0.1	–	0.1	–	0.1	V
	LOW-level output voltage	V <sub>I</sub> = V <sub>IH</sub> or V <sub>IL</sub> ; I <sub>O</sub> = 8 mA	4.5	–	–	0.36	–	0.44	–	0.55	V
I <sub>I</sub>	input leakage current	V <sub>I</sub> = V <sub>IH</sub> or V <sub>IL</sub>	5.5	–	–	0.1	–	1.0	–	2.0	µA
I <sub>oz</sub>	3-state output OFF current	V <sub>I</sub> = V <sub>IH</sub> or V <sub>IL</sub> ; V <sub>O</sub> = V <sub>CC</sub> or GND per input pin; other inputs at V <sub>CC</sub> or GND; I <sub>O</sub> = 0	5.5	–	–	±0.25	–	±2.5	–	±10.0	µA
I <sub>CC</sub>	quiescent supply current	V <sub>I</sub> = V <sub>CC</sub> or GND; I <sub>O</sub> = 0	5.5	–	–	2.0	–	20	–	40	µA
ΔI <sub>CC</sub>	additional quiescent supply current per input pin	V <sub>I</sub> = V <sub>CC</sub> - 2.1 V other inputs at V <sub>CC</sub> or GND; I <sub>O</sub> = 0	4.5 to 5.5	–	–	1.35	–	1.5	–	1.5	mA
C <sub>I</sub>	input capacitance		–	–	3	10	–	10	–	10	pF

Dual D-type flip-flop with set and reset;  
positive-edge trigger

74AHC74; 74AHCT74

## AC CHARACTERISTICS

## Type 74AHC74

GND = 0 V;  $t_r = t_f \leq 3.0$  ns.

SYMBOL	PARAMETER	TEST CONDITIONS		T <sub>amb</sub> (°C)						UNIT	
		WAVEFORMS	C <sub>L</sub>	25			-40 to +85		-40 to +125		
				MIN.	TYP.	MAX.	MIN.	MAX.	MIN.		MAX.
<b>V<sub>CC</sub> = 3.0 to 3.6 V; note 1</b>											
t <sub>PHL</sub> /t <sub>PLH</sub>	propagation delay nCP to nQ, n $\bar{Q}$	see Figs 6 and 8	15 pF	–	5.2	11.9	1.0	14.0	1.0	15.0	ns
	propagation delay n $\bar{S}_D$ n $\bar{R}_D$ to nQ, n $\bar{Q}$	see Figs 7 and 8		–	5.4	12.3	1.0	14.5	1.0	15.5	ns
f <sub>max</sub>	maximum clock pulse frequency			80	125	–	45	–	45	–	ns
t <sub>PHL</sub> /t <sub>PLH</sub>	propagation delay nCP to nQ, n $\bar{Q}$	see Figs 6 and 8	50 pF	–	7.4	15.4	1.0	17.5	1.0	19.5	ns
	propagation delay n $\bar{S}_D$ n $\bar{R}_D$ to nQ, n $\bar{Q}$	see Figs 7 and 8		–	7.7	15.8	1.0	18.0	1.0	20.0	ns
t <sub>w</sub>	clock pulse width HIGH or LOW	see Figs 6 and 8		6.0	–	–	7.0	–	7.0	–	ns
	set or reset pulse width LOW	see Figs 7 and 8		6.0	–	–	7.0	–	7.0	–	ns
t <sub>rem</sub>	removal time set or reset			5.0	–	–	5.0	–	5.0	–	ns
t <sub>su</sub>	set-up time nD to nCP	see Figs 6 and 8		6.0	–	–	7.0	–	7.0	–	ns
t <sub>h</sub>	hold time nD to nCP			0.5	–	–	0.5	–	0.5	–	ns
f <sub>max</sub>	maximum clock pulse frequency			50	75	–	70	–	70	–	ns



Dual D-type flip-flop with set and reset;  
positive-edge trigger

74AHC74; 74AHCT74

SYMBOL	PARAMETER	TEST CONDITIONS		T <sub>amb</sub> (°C)						UNIT	
		WAVEFORMS	C <sub>L</sub>	25			-40 to +85		-40 to +125		
				MIN.	TYP.	MAX.	MIN.	MAX.	MIN.		MAX.
<b>V<sub>CC</sub> = 4.5 to 5.5 V; note 2</b>											
t <sub>PHL</sub> /t <sub>PLH</sub>	propagation delay nCP to nQ, nQ̄	see Figs 6 and 8	15 pF	–	3.7	7.3	1.0	8.5	1.0	9.5	ns
	propagation delay nS <sub>D</sub> nR <sub>D</sub> to nQ, nQ̄	see Figs 7 and 8		–	3.7	7.7	1.0	9.0	1.0	10.0	ns
f <sub>max</sub>	maximum clock pulse frequency			130	170	–	110	–	110	–	ns
t <sub>PHL</sub> /t <sub>PLH</sub>	propagation delay nCP to nQ, nQ̄	see Figs 6 and 8	50 pF	–	5.2	9.3	1.0	10.5	1.0	12.0	ns
	propagation delay nS <sub>D</sub> to nQ, nQ̄	see Figs 7 and 8		–	5.3	9.7	1.0	11.0	1.0	12.5	ns
t <sub>w</sub>	clock pulse width HIGH or LOW	see Figs 6 and 8		5.0	–	–	5.0	–	5.0	–	ns
	set or reset pulse width LOW	see Figs 7 and 8		5.0	–	–	5.0	–	5.0	–	ns
t <sub>rem</sub>	removal time set or reset			3.0	–	–	3.0	–	3.0	–	ns
t <sub>su</sub>	set-up time nD to nCP	see Figs 6 and 8		5.0	–	–	5.0	–	5.0	–	ns
t <sub>h</sub>	hold time nD to nCP			0.5	–	–	0.5	–	0.5	–	ns
f <sub>max</sub>	maximum clock pulse frequency			90	115	–	75	–	75	–	ns

**Notes**

1. Typical values at V<sub>CC</sub> = 3.3 V.
2. Typical values at V<sub>CC</sub> = 5.0 V.

Dual D-type flip-flop with set and reset;  
positive-edge trigger

74AHC74; 74AHCT74

## Type 74AHCT74

GND = 0 V;  $t_r = t_f \leq 3.0$  ns.

SYMBOL	PARAMETER	TEST CONDITIONS		$T_{amb}$ (°C)						UNIT	
		WAVEFORMS	$C_L$	25			-40 to +85		-40 to +125		
				MIN.	TYP.	MAX.	MIN.	MAX.	MIN.		MAX.
<b><math>V_{CC} = 4.5</math> to <math>5.5</math> V; note 1</b>											
$t_{PHL}/t_{PLH}$	propagation delay nCP to nQ, n $\bar{Q}$	see Figs 6 and 8	15 pF	–	3.3	7.8	1.0	9.0	1.0	10.0	ns
	propagation delay n $\bar{S}_D$ n $\bar{R}_D$ to nQ, n $\bar{Q}$	see Figs 7 and 8		–	3.7	10.4	1.0	12.0	1.0	13.0	ns
$f_{max}$	maximum clock pulse frequency			100	160	–	80	–	80	–	ns
$t_{PHL}/t_{PLH}$	propagation delay nCP to nQ, n $\bar{Q}$	see Figs 6 and 8	50 pF	–	4.8	8.8	1.0	10.0	1.0	11.0	ns
	propagation delay n $\bar{S}_D$ n $\bar{R}_D$ to nQ, n $\bar{Q}$	see Figs 7 and 8		–	5.3	11.4	1.0	13.0	1.0	14.5	ns
$t_W$	clock pulse width HIGH or LOW	see Figs 6 and 8		5.0	–	–	5.0	–	5.0	–	ns
$t_{W(st)(rst)}$	set or reset pulse width LOW	see Figs 7 and 8		5.0	–	–	5.0	–	5.0	–	ns
$t_{rem}$	removal time set or reset			3.5	–	–	3.5	–	3.5	–	ns
$t_{su}$	set-up time nD to nCP	see Figs 6 and 8		5.0	–	–	5.0	–	5.0	–	ns
$t_h$	hold time nD to nCP			0	–	–	0	–	0	–	ns
$f_{max}$	maximum clock pulse frequency			80	140	–	65	–	65	–	ns


**Note**

1. Typical values at  $V_{CC} = 5.0$  V.

Dual D-type flip-flop with set and reset;  
positive-edge trigger

74AHC74; 74AHCT74

AC WAVEFORMS




FAMILY	V <sub>I</sub> INPUT REQUIREMENTS	V <sub>M</sub> <sup>(1)</sup> INPUT	V <sub>M</sub> <sup>(1)</sup> OUTPUT
AHC	GND to V <sub>CC</sub>	50% V <sub>CC</sub>	50% V <sub>CC</sub>
AHCT	GND to 3.0 V	1.5 V	50% V <sub>CC</sub>

The shaded areas indicate when the input is permitted to change for predictable output performance.

Fig.6 The clock (nCP) to output (nQ, nQ-bar) propagation delays, the clock pulse width, the nD to nCP set-up, the nCP to nD hold times, the output transition times and the maximum clock pulse frequency.

Dual D-type flip-flop with set and reset;  
positive-edge trigger

74AHC74; 74AHCT74




FAMILY	V <sub>I</sub> INPUT REQUIREMENTS	V <sub>M</sub> <sup>(1)</sup> INPUT	V <sub>M</sub> <sup>(1)</sup> OUTPUT
AHC	GND to V <sub>CC</sub>	50% V <sub>CC</sub>	50% V <sub>CC</sub>
AHCT	GND to 3.0 V	1.5 V	50% V <sub>CC</sub>

Fig.7 The set ( $\overline{nS_D}$ ) and reset ( $\overline{nR_D}$ ) input to output ( $nQ$ ,  $n\overline{Q}$ ) propagation delays, the set and reset pulse widths and the  $\overline{nR_D}$  to  $nCP$  removal time.

Dual D-type flip-flop with set and reset;  
positive-edge trigger

74AHC74; 74AHCT74



TEST	S <sub>1</sub>
t <sub>PLH</sub> /t <sub>PHL</sub>	open
t <sub>PLZ</sub> /t <sub>PZL</sub>	V <sub>CC</sub>
t <sub>PHZ</sub> /t <sub>PZH</sub>	GND

Fig.8 Load circuitry for switching times.


Dual D-type flip-flop with set and reset;  
positive-edge trigger

74AHC74; 74AHCT74

PACKAGE OUTLINES

SO14: plastic small outline package; 14 leads; body width 3.9 mm

SOT108-1



DIMENSIONS (inch dimensions are derived from the original mm dimensions)

UNIT	A max.	A <sub>1</sub>	A <sub>2</sub>	A <sub>3</sub>	b <sub>p</sub>	c	D <sup>(1)</sup>	E <sup>(1)</sup>	e	H <sub>E</sub>	L	L <sub>p</sub>	Q	v	w	y	Z <sup>(1)</sup>	θ
mm	1.75	0.25 0.10	1.45 1.25	0.25	0.49 0.36	0.25 0.19	8.75 8.55	4.0 3.8	1.27	6.2 5.8	1.05	1.0 0.4	0.7 0.6	0.25	0.25	0.1	0.7 0.3	8° 0°
inches	0.069	0.010 0.004	0.057 0.049	0.01	0.019 0.014	0.0100 0.0075	0.35 0.34	0.16 0.15	0.050	0.244 0.228	0.041	0.039 0.016	0.028 0.024	0.01	0.01	0.004	0.028 0.012	

Note

1. Plastic or metal protrusions of 0.15 mm maximum per side are not included.



OUTLINE VERSION	REFERENCES				EUROPEAN PROJECTION	ISSUE DATE
	IEC	JEDEC	EIAJ			
SOT108-1	076E06S	MS-012AB				95-01-23 97-05-22

Dual D-type flip-flop with set and reset;  
positive-edge trigger

74AHC74; 74AHCT74

TSSOP14: plastic thin shrink small outline package; 14 leads; body width 4.4 mm

SOT402-1



**DIMENSIONS (mm are the original dimensions)**

UNIT	A max.	A <sub>1</sub>	A <sub>2</sub>	A <sub>3</sub>	b <sub>p</sub>	c	D <sup>(1)</sup>	E <sup>(2)</sup>	e	H <sub>E</sub>	L	L <sub>p</sub>	Q	v	w	y	z <sup>(1)</sup>	θ
mm	1.10	0.15 0.05	0.95 0.80	0.25	0.30 0.19	0.2 0.1	5.1 4.9	4.5 4.3	0.65	6.6 6.2	1.0	0.75 0.50	0.4 0.3	0.2	0.13	0.1	0.72 0.38	8° 0°

**Notes**

1. Plastic or metal protrusions of 0.15 mm maximum per side are not included.
2. Plastic interlead protrusions of 0.25 mm maximum per side are not included.

OUTLINE VERSION	REFERENCES				EUROPEAN PROJECTION	ISSUE DATE
	IEC	JEDEC	EIAJ			
SOT402-1		MO-153				94-07-12 95-04-04

## Dual D-type flip-flop with set and reset; positive-edge trigger

## 74AHC74; 74AHCT74

### SOLDERING

#### Introduction to soldering surface mount packages

This text gives a very brief insight to a complex technology. A more in-depth account of soldering ICs can be found in our *"Data Handbook IC26; Integrated Circuit Packages"* (document order number 9398 652 90011).

There is no soldering method that is ideal for all surface mount IC packages. Wave soldering is not always suitable for surface mount ICs, or for printed-circuit boards with high population densities. In these situations reflow soldering is often used.

#### Reflow soldering

Reflow soldering requires solder paste (a suspension of fine solder particles, flux and binding agent) to be applied to the printed-circuit board by screen printing, stencilling or pressure-syringe dispensing before package placement.

Several methods exist for reflowing; for example, infrared/convection heating in a conveyor type oven. Throughput times (preheating, soldering and cooling) vary between 100 and 200 seconds depending on heating method.

Typical reflow peak temperatures range from 215 to 250 °C. The top-surface temperature of the packages should preferably be kept below 230 °C.

#### Wave soldering

Conventional single wave soldering is not recommended for surface mount devices (SMDs) or printed-circuit boards with a high component density, as solder bridging and non-wetting can present major problems.

To overcome these problems the double-wave soldering method was specifically developed.

If wave soldering is used the following conditions must be observed for optimal results:

- Use a double-wave soldering method comprising a turbulent wave with high upward pressure followed by a smooth laminar wave.
- For packages with leads on two sides and a pitch (e):
  - larger than or equal to 1.27 mm, the footprint longitudinal axis is **preferred** to be parallel to the transport direction of the printed-circuit board;
  - smaller than 1.27 mm, the footprint longitudinal axis **must** be parallel to the transport direction of the printed-circuit board.

The footprint must incorporate solder thieves at the downstream end.

- For packages with leads on four sides, the footprint must be placed at a 45° angle to the transport direction of the printed-circuit board. The footprint must incorporate solder thieves downstream and at the side corners.

During placement and before soldering, the package must be fixed with a droplet of adhesive. The adhesive can be applied by screen printing, pin transfer or syringe dispensing. The package can be soldered after the adhesive is cured.

Typical dwell time is 4 seconds at 250 °C.

A mildly-activated flux will eliminate the need for removal of corrosive residues in most applications.

#### Manual soldering

Fix the component by first soldering two diagonally-opposite end leads. Use a low voltage (24 V or less) soldering iron applied to the flat part of the lead. Contact time must be limited to 10 seconds at up to 300 °C.

When using a dedicated tool, all other leads can be soldered in one operation within 2 to 5 seconds between 270 and 320 °C.



## Dual D-type flip-flop with set and reset; positive-edge trigger

74AHC74; 74AHCT74

### Suitability of surface mount IC packages for wave and reflow soldering methods

PACKAGE	SOLDERING METHOD	
	WAVE	REFLOW <sup>(1)</sup>
BGA, SQFP	not suitable	suitable
HLQFP, HSQFP, HSOP, HTSSOP, SMS	not suitable <sup>(2)</sup>	suitable
PLCC <sup>(3)</sup> , SO, SOJ	suitable	suitable
LQFP, QFP, TQFP	not recommended <sup>(3)(4)</sup>	suitable
SSOP, TSSOP, VSO	not recommended <sup>(5)</sup>	suitable

#### Notes

- All surface mount (SMD) packages are moisture sensitive. Depending upon the moisture content, the maximum temperature (with respect to time) and body size of the package, there is a risk that internal or external package cracks may occur due to vaporization of the moisture in them (the so called popcorn effect). For details, refer to the Drypack information in the "Data Handbook IC26; Integrated Circuit Packages; Section: Packing Methods".
- These packages are not suitable for wave soldering as a solder joint between the printed-circuit board and heatsink (at bottom version) can not be achieved, and as solder may stick to the heatsink (on top version).
- If wave soldering is considered, then the package must be placed at a 45° angle to the solder wave direction. The package footprint must incorporate solder thieves downstream and at the side corners.
- Wave soldering is only suitable for LQFP, TQFP and QFP packages with a pitch (e) equal to or larger than 0.8 mm; it is definitely not suitable for packages with a pitch (e) equal to or smaller than 0.65 mm.
- Wave soldering is only suitable for SSOP and TSSOP packages with a pitch (e) equal to or larger than 0.65 mm; it is definitely not suitable for packages with a pitch (e) equal to or smaller than 0.5 mm.

#### DEFINITIONS

Data sheet status	
Objective specification	This data sheet contains target or goal specifications for product development.
Preliminary specification	This data sheet contains preliminary data; supplementary data may be published later.
Product specification	This data sheet contains final product specifications.
Limiting values	
Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability.	
Application information	
Where application information is given, it is advisory and does not form part of the specification.	

#### LIFE SUPPORT APPLICATIONS

These products are not designed for use in life support appliances, devices, or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips for any damages resulting from such improper use or sale.

---

Dual D-type flip-flop with set and reset;  
positive-edge trigger

---

74AHC74; 74AHCT74

**NOTES**

---

Dual D-type flip-flop with set and reset;  
positive-edge trigger

---

74AHC74; 74AHCT74

**NOTES**

# Philips Semiconductors – a worldwide company

**Argentina:** see South America

**Australia:** 3 Figtree Drive, HOMEBUSH, NSW 2140,  
Tel. +61 2 9704 8141, Fax. +61 2 9704 8139

**Austria:** Computerstr. 6, A-1101 WIEN, P.O. Box 213,  
Tel. +43 1 60 101 1248, Fax. +43 1 60 101 1210

**Belarus:** Hotel Minsk Business Center, Bld. 3, r. 1211, Volodarski Str. 6,  
220050 MINSK, Tel. +375 172 20 0733, Fax. +375 172 20 0773

**Belgium:** see The Netherlands

**Brazil:** see South America

**Bulgaria:** Philips Bulgaria Ltd., Energoproject, 15th floor,  
51 James Bourchier Blvd., 1407 SOFIA,  
Tel. +359 2 68 9211, Fax. +359 2 68 9102

**Canada:** PHILIPS SEMICONDUCTORS/COMPONENTS,  
Tel. +1 800 234 7381, Fax. +1 800 943 0087

**China/Hong Kong:** 501 Hong Kong Industrial Technology Centre,  
72 Tat Chee Avenue, Kowloon Tong, HONG KONG,  
Tel. +852 2319 7888, Fax. +852 2319 7700

**Colombia:** see South America

**Czech Republic:** see Austria

**Denmark:** Sydhavnsgade 23, 1780 COPENHAGEN V,  
Tel. +45 33 29 3333, Fax. +45 33 29 3905

**Finland:** Sinikalliontie 3, FIN-02630 ESPOO,  
Tel. +358 9 615 800, Fax. +358 9 6158 0920

**France:** 51 Rue Carnot, BP317, 92156 SURESNES Cedex,  
Tel. +33 1 4099 6161, Fax. +33 1 4099 6427

**Germany:** Hammerbrookstraße 69, D-20097 HAMBURG,  
Tel. +49 40 2353 60, Fax. +49 40 2353 6300

**Hungary:** see Austria

**India:** Philips INDIA Ltd, Band Box Building, 2nd floor,  
254-D, Dr. Annie Besant Road, Worli, MUMBAI 400 025,  
Tel. +91 22 493 8541, Fax. +91 22 493 0966

**Indonesia:** PT Philips Development Corporation, Semiconductors Division,  
Gedung Philips, Jl. Buncit Raya Kav.99-100, JAKARTA 12510,  
Tel. +62 21 794 0040 ext. 2501, Fax. +62 21 794 0080

**Ireland:** Newstead, Clonskeagh, DUBLIN 14,  
Tel. +353 1 7640 000, Fax. +353 1 7640 200

**Israel:** RAPAC Electronics, 7 Kehilat Saloniki St, PO Box 18053,  
TEL AVIV 61180, Tel. +972 3 645 0444, Fax. +972 3 649 1007

**Italy:** PHILIPS SEMICONDUCTORS, Via Casati, 23 - 20052 MONZA (MI),  
Tel. +39 039 203 6838, Fax +39 039 203 6800

**Japan:** Philips Bldg 13-37, Kohnan 2-chome, Minato-ku,  
TOKYO 108-8507, Tel. +81 3 3740 5130, Fax. +81 3 3740 5057

**Korea:** Philips House, 260-199 Itaewon-dong, Yongsan-ku, SEOUL,  
Tel. +82 2 709 1412, Fax. +82 2 709 1415

**Malaysia:** No. 76 Jalan Universiti, 46200 PETALING JAYA, SELANGOR,  
Tel. +60 3 750 5214, Fax. +60 3 757 4880

**Mexico:** 5900 Gateway East, Suite 200, EL PASO, TEXAS 79905,  
Tel. +9-5 800 234 7381, Fax +9-5 800 943 0087

**Middle East:** see Italy

**Netherlands:** Postbus 90050, 5600 PB EINDHOVEN, Bldg. VB,  
Tel. +31 40 27 82785, Fax. +31 40 27 88399

**New Zealand:** 2 Wagener Place, C.P.O. Box 1041, AUCKLAND,  
Tel. +64 9 849 4160, Fax. +64 9 849 7811

**Norway:** Box 1, Manglerud 0612, OSLO,  
Tel. +47 22 74 8000, Fax. +47 22 74 8341

**Pakistan:** see Singapore

**Philippines:** Philips Semiconductors Philippines Inc.,  
106 Valero St. Salcedo Village, P.O. Box 2108 MCC, MAKATI,  
Metro MANILA, Tel. +63 2 816 6380, Fax. +63 2 817 3474

**Poland:** Al.Jerozolimskie 195 B, 02-222 WARSAW,  
Tel. +48 22 5710 000, Fax. +48 22 5710 001

**Portugal:** see Spain

**Romania:** see Italy

**Russia:** Philips Russia, Ul. Usatcheva 35A, 119048 MOSCOW,  
Tel. +7 095 755 6918, Fax. +7 095 755 6919

**Singapore:** Lorong 1, Toa Payoh, SINGAPORE 319762,  
Tel. +65 350 2538, Fax. +65 251 6500

**Slovakia:** see Austria

**Slovenia:** see Italy

**South Africa:** S.A. PHILIPS Pty Ltd., 195-215 Main Road Martindale,  
2092 JOHANNESBURG, P.O. Box 58088 Newville 2114,  
Tel. +27 11 471 5401, Fax. +27 11 471 5398

**South America:** Al. Vicente Pinzon, 173, 6th floor,  
04547-130 SÃO PAULO, SP, Brazil,  
Tel. +55 11 821 2333, Fax. +55 11 821 2382

**Spain:** Balmes 22, 08007 BARCELONA,  
Tel. +34 93 301 6312, Fax. +34 93 301 4107

**Sweden:** Kottbygatan 7, Akalla, S-16485 STOCKHOLM,  
Tel. +46 8 5985 2000, Fax. +46 8 5985 2745

**Switzerland:** Allmendstrasse 140, CH-8027 ZÜRICH,  
Tel. +41 1 488 2741 Fax. +41 1 488 3263

**Taiwan:** Philips Semiconductors, 6F, No. 96, Chien Kuo N. Rd., Sec. 1,  
TAIPEI, Taiwan Tel. +886 2 2134 2886, Fax. +886 2 2134 2874

**Thailand:** PHILIPS ELECTRONICS (THAILAND) Ltd.,  
209/2 Sanpavuth-Bangna Road Prakanong, BANGKOK 10260,  
Tel. +66 2 745 4090, Fax. +66 2 398 0793

**Turkey:** Yukari Dudullu, Org. San. Blg., 2.Cad. Nr. 28 81260 Umraniye,  
ISTANBUL, Tel. +90 216 522 1500, Fax. +90 216 522 1813

**Ukraine:** PHILIPS UKRAINE, 4 Patrice Lumumba str., Building B, Floor 7,  
252042 KIEV, Tel. +380 44 264 2776, Fax. +380 44 268 0461

**United Kingdom:** Philips Semiconductors Ltd., 276 Bath Road, Hayes,  
MIDDLESEX UB3 5BX, Tel. +44 208 730 5000, Fax. +44 208 754 8421

**United States:** 811 East Arques Avenue, SUNNYVALE, CA 94088-3409,  
Tel. +1 800 234 7381, Fax. +1 800 943 0087

**Uruguay:** see South America

**Vietnam:** see Singapore

**Yugoslavia:** PHILIPS, Trg N. Pasica 5/v, 11000 BEOGRAD,  
Tel. +381 11 62 5344, Fax.+381 11 63 5777

**For all other countries apply to:** Philips Semiconductors,  
International Marketing & Sales Communications, Building BE-p, P.O. Box 218,  
5600 MD EINDHOVEN, The Netherlands, Fax. +31 40 27 24825

**Internet:** <http://www.semiconductors.philips.com>

© Philips Electronics N.V. 1999

SCA 68

All rights are reserved. Reproduction in whole or in part is prohibited without the prior written consent of the copyright owner.

The information presented in this document does not form part of any quotation or contract, is believed to be accurate and reliable and may be changed without notice. No liability will be accepted by the publisher for any consequence of its use. Publication thereof does not convey nor imply any license under patent- or other industrial or intellectual property rights.

Printed in The Netherlands

545002/02/pp20

Date of release: 1999 Sep 23

Document order number: 9397 750 06291

*Let's make things better.*

**Philips**  
Semiconductors



**PHILIPS**